Skip to content
GlossaryGlossary2 MIN READ

What is a 2nm (N2) process node?

A "2nm" node is a chip-manufacturing generation — not a physical measurement of anything on the chip. It is the industry's name for a density and efficiency tier. TSMC's version, N2, entered volume production in Q4 2025 and is the node behind the flagship chips launching through 2026.

What actually changed

N2 is TSMC's first node to use gate-all-around (GAA) nanosheet transistors, where the gate wraps the channel on all four sides instead of three (the "FinFET" design used since around 2011). Better electrostatic control means less leakage and lower operating voltage.

The figures TSMC quotes (versus its N3E node)

Metric Claim
Performance at the same power +10–15%
Power at the same performance −25–30%
Logic density about +15%

These are the foundry's numbers for the process, not for any finished product.

Why it is in the news

Apple's A20 and M-series chips, Qualcomm's next Snapdragon flagship and others are reported to be first-wave N2 customers. When a 2026 launch says "built on 2nm," that is the claim underneath it: a new transistor structure and roughly a third less power for the same work — at a higher wafer cost that flows through to device prices.

END OF ANALYSIS

Related Intelligence